Abstract-Sepic andĆuk converters working as power factor preregulators (PFP) in discontinuous conduction mode (DCM) present the following desirable characteristics for a PFP: 1) the converter works as a voltage follower (no current loop is needed); 2) theoretical power factor is unity; and 3) the input current ripple is defined at the design stage. Besides, input-output galvanic isolation is easily obtained. This paper analyzes the operation of both converters as DCM-PFP. Design equations are derived, as well as a small-signal model to aid the control loop design. Both simulation and experimental results are presented that are in agreement with the theoretical analysis and complement the work.
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NOMENCLATURE
Freewheeling current. and currents. Conduction parameter; critical conduction parameter. Output-to-peak-input ratio; transformer turn ratio. ON T HE classical solution of ac-dc rectification using a fullwave diode bridge followed by a bulk capacitor is being discontinued, due mainly to its harmonic current content, which is rich in low-order components and normally does Manuscript received June 27, 1996; revised April 14, 1997. This paper is an expanded version of papers presented at the 1992 IEEE Industrial Electronics Conference, San Diego, CA, November [11] [12] [13] 1992 not comply with regulations concerning harmonics, such as IEC 61000-3-2 and others. A modern solution consists of a dc-dc converter interfacing the diode bridge and the bulk capacitor. By correct control of the dc-dc converter, the input current is shaped equal to the input voltage and basically presents a fundamental component plus easily filtered highorder harmonics. This configuration is typically named a power factor preregulator (PFP). Among the several known solutions to implementing a single-phase PFP (e.g., [1] - [5] ), the Sepic [6] andĆuk [7] converters ( Fig. 1) operating at discontinuous conduction mode (DCM) play an important role in many applications. First, they operate as a voltage follower, meaning that their input current naturally follows the input voltage profile, and a current 0278-0046/97$10.00 © 1997 IEEE loop is not necessary. Second, input-output isolation is easily implemented. Finally, the input current ripple is defined at the design stage by the correct choice of magnetic component values. The converters work with zero-current turn-on in the switch and zero-current turn-off in the output diode, but with high rms current and voltage stresses, which limits their application range. Also, it is necessary to consider inherent problems caused by an isolation transformer (e.g., leakage inductance) if one is used. In the following sections, the operating stages are presented for both converters as DCM-PFP's, along with the design equations and a small-signal model. Some design examples, simulations, and experimental results complete the analysis. In this paper, DCM means that each switching period presents a time interval in which neither the switch nor the output diode is conducting (freewheeling stage).
II. ANALYSIS OF OPERATION
A Sepic PFP with input-output isolation is shown in Fig. 1(a) , and a similarĆuk PFP is shown in Fig. 1(b) . In the analysis, the output stage is referred to the primary side of the transformer, and the resulting Sepic andĆuk topologies are shown in Fig. 2(a) and (b) , respectively. Because of space, in the following figures, only the Sepic operation is considered, but a similar development can be made for theĆuk converter. Equations for both converters are identical, provided that, for the Sepic converter, (1) and for theĆuk converter,
For the Sepic converter, the capacitor voltage is equal to the input voltage, whereas, for theĆuk converter, it is the sum of input and (referred) output voltage.
A. First Stage of Operation
This stage is shown in Fig. 3(a) . The inductor currents are defined as (3) and can be seen in Fig. 3(d) . This stage is defined by the ON time of the switch ( ).
B. Second Stage of Operation
The second stage is shown in Fig. 3(b) , and and are given by 
C. Third Stage of Operation
This is a freewheeling stage, shown in Fig. 3(c) . This stage lasts until the start of a new switching period. The switch and output diode OFF time is given by (6)
D. Average Output Current
For both converters, the average output current is the average diode current, shown in Fig. 4 . Its peak value is given by (7) where (8) Its average value in a switching period is given by (9) and the average for half of a line period becomes (10)
E. Input Current
Considering 100% of efficiency, ,
Using (9) in (11), and noting that ,
where (13) From (12) , it can be seen that Sepic andĆuk converters as DCM-PFP are perfect PFP in theory ( is perfectly sinusoidal).
F. Discontinuous Conduction Mode Operation and the Critical Conduction Parameter
To operate at DCM, the following inequalities must hold [see Fig. 3(d) 
G. and Design
The equivalent inductance is obtained using (19) and is given by The design of and is made using the desired ripple value of the input current. Considering the input current shown in Fig. 5 , its peak-to-peak value is given as
Its maximum value occurs for and is given by
Therefore, can be obtained considering the specified maximum current ripple: (24) and (25) ( normally is a percentage of the fundamental input current .)
H. The Design of the Intermediate Capacitor
In conventional Sepic andĆuk converters, the capacitor voltage is assumed to be constant. When operating as a PFP, the capacitor voltage is under the following two conflicting constraints: 1) to present a nearly constant value within a switching period and 2) to follow the input voltage profile within a line period. Its value has a significant influence in the input current waveform. The resonant frequency of , , and must be much greater than the line frequency to avoid input current oscillations at every line half cycle. Also, the resonant frequency between and must be lower than the switching frequency to assure almost constant voltage in a switching period. A good initial approximation for is given by [9] (26) where (27) An isolatedĆuk converter presents an additional resonance caused by the transformer magnetizing inductance that might constitute a major problem [10] . In the Sepic converter, the magnetizing inductance is usually used as the inductor .
I. Small-Signal Model
A small-signal model can be easily obtained using the CIECA approach [11] . The following small-signal perturbations will be applied to both input and output average currents:
where the caret means steady-state value and means the introduced perturbation (small-signal value). Applying the perturbations in (10) and performing the small-signal approximation ( ) results in (28) where (29) Repeating the procedure for (13) results in (30) where (31) The equivalent electric circuit described by (28) and (30) is shown in Fig. 6 . From the equivalent circuit, the transfer function for the particular application can be found. The equivalent small-signal impedance of the load is a function of the type of load the PFP is feeding.
1) Constant Impedance Load:
The small-signal impedance is the actual load impedance: Through simulation, was chosen to be 0.39 F. Simulation results are shown in Fig. 7 . Fig. 7(a) shows the input current; Fig. 7(b) shows the current in inductors and for a few switching periods; Fig. 7(c) shows the output voltage and Fig. 7(d) shows capacitor voltage. The importance of a correct choice of capacitor is shown in Fig. 8 . Fig. 8(a) shows the input current using F; a low-frequency oscillation ( kHz) can be observed in the current signal. On the other hand, Fig. 8(b) shows the capacitor voltage for F. In this case, the capacitor voltage cannot be considered constant in a switching period, and its peak value is much higher than that shown in Fig. 7(d) . Using the equations presented in this paper, the following is obtained: The control-to-output transfer function ( F) is
The feedback loop of a PFP must be slow (crossover frequency below one-third of the line frequency) to avoid excessive second-harmonic injection from the output voltage into the input current (resulting in third-order harmonic current) [1] The zero crossover frequency is about 5 Hz with 20 dB slope, and the gain at 100 Hz is close to 0.01. Fig. 10(a) shows the converter input voltage and current. It can be observed that the current actually follows the input voltage. Fig. 10(b) shows and inductor currents for a few switching periods, whereas Fig. 10(c) shows the output voltage. The dynamic response of the PFP for a 100-50 W load change and vice versa can be seen in Fig. 10(d) . Experimental results confirm the analysis carried out in this paper.
V. CONCLUSIONS
Sepic andĆuk converters working as PFP in DCM are perfect preregulators. The input current naturally follows the input voltage, and theoretical power factor is one. The operation analysis for each stage leads to the equations for correctly designing the converter. The ripple present in the input current is limited by design, choosing an adequate value for the input inductor ( ). A correct choice of the intermediate capacitor is fundamental in obtaining a highquality input current.
The static and dynamic simulation results, as well as the experimental results, have confirmed the validity of the analysis and design approaches presented here.
